The upgrade of the LHC will provide 7 times greater instantaneous and 10 times greater total luminosities than assumed in the original design of the ATLAS Liquid Argon (LAr) Calorimeters. Radiation tolerance criteria and an improved trigger system with higher acceptance rate and longer latency require an upgrade of the LAr readout electronics. In the first upgrade phase in 2019-2020, a trigger readout with up to 10 times higher granularity will be implemented. This allows an improved reconstruction of electromagnetic and hadronic showers and will reduce the background for electron, photon and energy-flow signals at the first trigger level. The analog and digital signal processing components are currently in their final design stages and a fully functional demonstrator system is operated and tested on the LAr Calorimeters. In a second upgrade stage in 2024-2026, the readout of all 183,000 LAr Calorimeter cells will be performed without trigger selection at 40 MHz sampling rate and 16 bit dynamic range. Calibrated energies of all cells will be available at the second trigger level operating at 1 MHz, in order to allow further mitigation of pile-up effects in energy reconstruction. Radiation tolerant, low-power front-end electronics optimized for high pile-up conditions is currently being developed, including pre-amplifier, ADC and serializer components in 65-180 nm technology. This contribution will give an overview of the future LAr readout electronics and present research results from the two upgrade programs.
Introduction
The ATLAS detector [1] is a general purpose detector which will be operated under various instantaneous luminosity conditions ranging from 10 33 cm −2 s −1 to 5 − 7.5 × 10 34 cm −2 s −1 . Liquid Argon (LAr) calorimeters are used for the ATLAS barrel electromagnetic, hadronic endcap, and forward calorimeters ( Fig. 1) , consisting of a total of approximately 183,000 channels. These calorimeters use liquid argon as the active material and a combination of lead, copper, and tungsten as passive absorbers. Up to four samplings are used to measure energy deposits over a thickness equivalent to ∼23 radiation lengths in the barrel.
The current LAr electronics readout system consists of ondetector (front-end) boards (FEB) that receive a triangular pulse from the calorimeter and amplify the signal, give it a bipolar shape (Fig. 2) , and sums the individual fine-granularity calorimeter cells (as low as ∆η = 0.003125) into 0.1 × 0.1 (∆η × ∆φ) trigger towers which are sent to the Level 1 (L1) calorimeter trigger system. Individual cell information is stored in an analog buffer and digitized with a 12-bit ADC when a trigger accept is received. There are 1524 FEBs that receive signals from up to 128 channels at a rate of 40 MHz and digitize individual calorimeter cell signals upon an L1 trigger accept at a rate of 100 KHz. The FEBs consist of ASICs using various technologies including DMILL BiCMOS and 250 nm CMOS.
The LHC will undergo several stages of upgrades starting with the Phase-I upgrade in 2019 which will push the instan- taneous luminosity to 2 × 10 34 cm −2 s −1 resulting in an average number of interaction per bunch crossing, µ, of 80. The following upgrade is the Phase-II upgrade and will begin in 2024 and further increase the instantaneous luminosity to 5 − 7.5 × 10 34 cm −2 s −1 which is equivalent to a µ range from 140 to 200. Due to the significant increase in additional pp interactions (pileup), both the Phase-I and Phase-II conditions will result in too high trigger rates with the current system and current physics object thresholds. To maintain physics object trigger thresholds at manageable rates the trigger system and the LAr read- out electronics will be upgraded in both Phase-I [2] and Phase-II [3] .
LAr Phase-I electronics upgrade
The Phase-I LAr electronics upgrade installation is scheduled for 2019. The upgrade will increase the granularity sent to the L1 trigger by approximately a factor of seven. The granularity increases by improving the η segmentation of the trigger information and by adding information from the four longitudinal samplings (Fig. 3) . The new fine granularity trigger objects are known as super cells and are digitized on the new LAr Trigger Digitizer Boards (LTDB) at a rate of 40 MHz. The super cell transverse energies (E T ) are calculated and further summed into trigger objects for the various new trigger feature extractors (FEX) on the LAr Digital Processing System (LDPS). The Phase-I LAr electronics upgrade layout and its interface with the trigger is shown in Fig. 4 .
LTDB
There will be 124 LTDBs for all the LAr calorimeter systems, each board digitizing up to 312 signals. New components were developed for these boards to reach 12-bit digitization at a rate of 40 MHz while also being sufficiently radiation hard to be able to survive for the entire lifetime of the ATLAS detector. These new components include a hybrid pipeline SAR ADC manufactured with 130 nm CMOS technology [4, 5] and a transmitter chip for the 5.12 Gbps optical link [6] . The boards also feature state monitoring and a move from analog cables to optical links for sending the output to the LDPS.
A set of LTDB demonstrators was installed on the detector and at a test stand in the summer of 2014. These demonstrators feature the same functionality as the final LTDB design but utilise non-radiation hard commercial off-the-shelf components. During the 2015 LHC Run 2 first data were taken with the demonstrators triggered by the new L1 topological processor [7] . Additionally, calibration runs were performed which measured the linear response, up to saturation, of the demonstrator as well as the noise for the different samplings (Fig. 5) . These calibration results yielded the expected behavior. 
LDPS
The LDPS processes the LTDBs digital signal to make precise energy measurements in the plane transverse to the beamaxis (E T ), apply pile-up subtraction methods, and perform bunch crossing identification for the energy deposits in the super cells. The LDPS consists of 32 ATCA boards, each holding four ALTERA Aria-10 FPGAs mounted on AMC cards. Each FPGA processes 312 super cell signals and has a 80 W power budget. In total the LDPS receives digital super cell signals at rate of 25 Tbps and sends the refined super cell information to the L1 FEXs at a rate of 41 Tbps. A pre-prototype of the LDPS was installed in the summer of 2014 together with the LTDB demonstrator.
LAr Phase-II electronics upgrade
The Phase-II upgrade will require a complete replacement of the FEBs and the addition of a new off-detector (back-end) LAr preprocessor (Fig. 6 ) to accommodate the new two level hardware trigger system. The current and Phase-I L1 trigger will become the Level 0 trigger which will have an output rate of 1 MHz (up from 100 KHz in the current system) while a new L1 trigger will use the full calorimeter granularity to make a trigger decision at a rate of 400 KHz. The Phase-I LTDB and LDPS remain unchanged and are expected to work with the FEXs to generate the information needed by the Level 0 trigger.
FEB-2
The current FEBs will be entirely replaced with new frontend boards (FEB-2) which will be comprised of radiation hard components. The FEB-2s will amplify, shape, and digitize the The connections with the front-end and the new trigger system are also shown. In the initial period of running the legacy trigger tower system (TBB) will run in parallel with the super cell system. signals from 183,000 channels at a rate of 40-80 MHz. Research and development is ongoing for amplifiers (for all but the HEC cold pre-amps, which remain installed [8] ), shapers, and ADCs. The FEB-2s will also no longer have buffers; all signals from the 14-bit ADC, with two gains, are sent off detector with optical links.
The current shapers turn the triangular signal into a bipolar one, which is potentially robust against pile-up. Because the negative lobe of the bipolar shape takes up 15% of the ADC range work is ongoing in understanding the performance of unipolar and bipolar shapers. Additionally, shapers with programmable peaking times are being studied.
Initial designs of ASICs containing both the pre-amplifier and the shaper on a single chip, using 130-180 nm BiCMOS technology, are being studied. A design that contains the full FEB-2 (pre-amplifier, shaper, and 14-bit ADC) on a single chip using 65 nm CMOS technology is also being investigated.
Research on active single-event-effect (SEE) suppression using a redundant ADC design (Fig. 7) is ongoing [9] . The design involves using two ADCs and monitoring the outputs of both. If one of the ADCs output is very high, which is the expected result of an SEE, the output of the other ADC is used.
LAr Pre-PRocessor Board (LPPR)
The back-end will consist of 60-120 LPPRs in ATCA format. Each LPPR will have four high performance FPGAs (with specifications similar to that of the Xilinx Ultrascale) with at least 120 input/output links to be able to handle input rates of up to 1 Tbps. Research is ongoing on whether to mount the FPGAs onto AMC cards or directly onto the ATCA boards. Direct mounting onto the ATCA boards requires high density multifiber push-on connectors and good heat dissipation.
The processing power of the LPPRs will allow for high performance digital filtering of the signals before they are sent to the Phase-II L1 trigger. One proposed digital filtering scheme involves extending the currently used optimal linear filter coefficient method (LOF) [10] which performs a fit to get the ampli- 
Conclusion
The LAr readout electronics will go through a two-stage upgrade program, Phase-I and Phase-II, to ensure that the physics performance at least remains as close as possible to the current levels despite the increasingly challenging environments of µ = 80 and µ = 200.
The Phase-I upgrade installation and commissioning will begin in 2019. Custom ADCs and optical links have been developed for this upgrade which will result in a factor of seven increase in the information available to the L1 trigger. The effort is at a mature stage with full prototypes of the new LTDBs and LDPS currently being built and tested. The Phase-II upgrade consists of a complete replacement of the FEBs and an upgrade to the back-end for compatibility with the new two-stage hardware trigger. Research and development is ongoing on new pre-amplifiers, shapers, and ADC designs for the FEB-2 as well as on filtering algorithms that could be used on the new back-end.
